ScaleDisturb: Exploiting Temporal Asymmetry to Amplify Read Disturbance in Modern DRAM Chips

AIPR assessment

This is a hard, competitive problem domain, DRAM read disturbance has been studied for years by many groups, and incremental gains are harder to establish than in a new benchmark. The paper’s strengths reinforce each other: a simple new access pattern, broad chip characterization, and a real system demo make the main finding credible and useful. The main weaknesses also compound somewhat: the mechanism is still hypothesized rather than directly proven, and the mitigation path remains simulation

Abstract

DRAM suffers from read disturbance phenomena (e.g., RowHammer and RowPress), where repeatedly accessing or continuously keeping open a DRAM row (aggressor row) induces bitflips in other physically nearby unaccessed rows (victim rows). The disturbance mechanism is practically exploitable from the software stack and worsens across generations with continued density scaling. DRAM read disturbance is highly sensitive to memory access patterns, yet prior work explores read disturbance under only a limited set of access patterns. We present ScaleDisturb, a new DRAM access pattern that can amplify DRAM read disturbance by asymmetrically extending the open time of two aggressor rows. Our rigorous experimental characterization of 196 DDR4 and 3 HBM2 DRAM chips shows that ScaleDisturb (1) leads to bitflips at significantly fewer row activations, compared to state-of-the-art memory access patterns, (2) makes read disturbance attacks easier across all tested DRAM chips, (3) increases DRAM vulnerability to read disturbance as DRAM manufacturing technology scales down to smaller node sizes. We showcase a proof-of-concept attack on a real system where a user-level program leveraging ScaleDisturb induces more bitflips than state-of-the-art RowHammer and RowPress memory access patterns. We describe and evaluate four solutions for mitigating read disturbance bitflips in the presence of ScaleDisturb and call for more research on the topic.

Score Breakdown

More from this week

• RealDocBench: A Benchmark for Field-Level QA and Layout Understanding on Real-World Regulated Documents
• GitInject: Real-World Prompt Injection Attacks in AI-Powered CI/CD Pipelines
• vla.cpp: A Unified Inference Runtime for Vision-Language-Action Models
• The CIFAR Synthetic Evidence Corpus for Detecting AI-Generated Evidence
• The Windows IOCTL Census: A Corpus-Scale, Multi-Architecture Database of the Driver Control-Code Surface

More in Computer Architecture

• ViBE: Co-Optimizing Workload Skew and Hardware Variability for MoE Serving
• Optimus: Elastic Decoding for Efficient Diffusion LLM Serving
• DORA: Dataflow-Instruction Orchestration Architecture for DNN Acceleration
• VeriCache: Turning Lossy KV Cache into Lossless LLM Inference
• Loaded Dice: Solving the Non-Selection Problem for Scalable Probabilistic RowHammer Defense